This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
products:sbc:edge2:applications:gpio:40pin-header [2022/10/18 03:36] hyphop |
products:sbc:edge2:applications:gpio:40pin-header [2023/08/13 22:33] (current) jacobe [Table] |
||
---|---|---|---|
Line 1: | Line 1: | ||
~~tag> | ~~tag> | ||
- | ====== Edge2 GPIO header ====== | + | {{indexmenu_n> |
- | Universal GPIO 40 pins board header, used for communication between board and different external devices. | ||
- | ====== | + | ====== |
<WRAP important > | <WRAP important > | ||
- | Current GPIO numbers valid for vendor kernel only. Mainline linux kernel GPIO numbers will be different... | + | An Edge2 IO board is needed. |
</ | </ | ||
- | ^ GPIO num ^ Name ^ Pin ^ Pin ^ Name | + | Edge2 IO board 16 pins GPIO header, used for communication between board and different external devices. |
- | | | + | |
- | | | + | |
- | | | | + | ====== Reference table ====== |
- | | | + | |
- | | | + | |
- | | 114 | + | ^ GPIO num ^ Name |
- | | | + | | | SARADC |
- | | | + | | |
- | | | | + | | 111 |
- | | | + | | 112 | SPI1_MISO |
- | | | | + | | 114 | SPI1_CSO |
- | | | + | | 113 | SPI1_CLK |
- | | | | + | | 24 |
- | | | + | | 23 |
- | | | + | |
- | | | | + | |
- | | | + | |
- | | | | + | |
- | | | + | |
- | | | + | |
{{page> | {{page> | ||