User Tools
products:sbc:edge2:applications:gpio:40pin-header
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
products:sbc:edge2:applications:gpio:40pin-header [2022/10/18 03:50] hyphop [Table] |
products:sbc:edge2:applications:gpio:40pin-header [2022/12/01 20:45] nick |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ~~tag> | ~~tag> | ||
| - | ====== Edge2 GPIO header ====== | + | <WRAP important > |
| + | An Edge2 IO board is needed. | ||
| + | </ | ||
| + | |||
| + | ====== Edge2 IO GPIO header ====== | ||
| + | |||
| + | Edge2 IO board 16 pins GPIO header, used for communication between board and different external devices. | ||
| - | Universal GPIO 40 pins board header, used for communication between board and different external devices. | ||
| ====== Reference table ====== | ====== Reference table ====== | ||
| - | <WRAP important > | ||
| - | Current GPIO numbers valid for vendor kernel only. Mainline linux kernel GPIO numbers will be different... | ||
| - | </ | ||
| - | ^ GPIO num ^ Name | + | ^ GPIO num ^ Name ^ Pin ^ Pin ^ Name |
| - | | | + | | |
| - | | | SARADC_IN4 | + | | 13 |
| - | | | 1.8V | | + | | 14 |
| - | | 112 | SPI1_MOSI_M1 / GPIO3_C0 | + | | |
| - | | 111 | SPI1_MISO_M1 / GPIO3_B7 | + | | | **GND** |
| - | | 114 | SPI1_CS_M1 / GPIO3_C2 | + | | |
| - | | 113 | SPI1_CLK_M1 / GPIO3_C1 | + | | |
| - | | | + | | |
| - | | | I2C6_SDA_M0_3V | + | |
| - | | | MCU_IR_IN | + | |
| - | | | PWR_KEY_IN | + | |
| - | | | SARADC_IN3 | + | |
| - | | | VCC_3V3_S3 | + | |
| - | | | DEBUG_TX_3V3 | + | |
| - | | | DEBUG_RX_3V3 | + | |
| - | | | **GND** | + | |
| - | | | + | |
| - | | | + | |
| - | | | + | |
| - | | | MCU_USART2_RX | + | |
| {{page> | {{page> | ||
Last modified: 2023/08/13 22:33 by jacobe